linux-mips
[Top] [All Lists]

Context switches & interrupts affecting cache?

To: linux-mips@linux-mips.org
Subject: Context switches & interrupts affecting cache?
From: "Mohamed Bamakhrama" <bamakhrama@gmail.com>
Date: Fri, 3 Aug 2007 12:59:41 +0200
Dkim-signature: a=rsa-sha1; c=relaxed/relaxed; d=gmail.com; s=beta; h=domainkey-signature:received:received:message-id:date:from:reply-to:to:subject:mime-version:content-type:content-transfer-encoding:content-disposition; b=XuutVhNkTQyJgRpMrbZcyvZ20fyF81hzjyY6wHTi2d9UNXNddchZQkDJ5KZIU8fMBi20Dsh6vOVvHu4TGkTjJCNU83C/icxQGS1a5PgcZ55UXWKzevy9o0yr0cCeh3zKdq+1CrJPxcJ8wmpCmW0t0AMVAzktZZV5S/+tiEV35XY=
Domainkey-signature: a=rsa-sha1; c=nofws; d=gmail.com; s=beta; h=received:message-id:date:from:reply-to:to:subject:mime-version:content-type:content-transfer-encoding:content-disposition; b=dagjaHSBluzrBwqL42r68B+YwkhCJUNuA3RCotO1HE7eCv1AA+fwn8SqEWz0Ja1zK5MJ0TNq8ASd5gl9Xj1I77frrcSimL1JVvUUyuPx6mdni/eekOlcMeDoL+2jUwyen+1A6T3RFrobJr4WnLmvMo1J+/RCSRQdJwmtz+bWXsQ=
Original-recipient: rfc822;linux-mips@linux-mips.org
Reply-to: bamakhrama@gmail.com
Sender: linux-mips-bounce@linux-mips.org
Hi all,
I have one question regarding context switches between user and kernel
modes and interrupts. Do they invalidate the I-cache or D-cache?

Best regards,

-- 
Mohamed

<Prev in Thread] Current Thread [Next in Thread>