| To: | Sergei Shtylyov <sshtylyov@ru.mvista.com> |
|---|---|
| Subject: | Re: Modpost warning on Alchemy |
| From: | Alan Cox <alan@lxorguk.ukuu.org.uk> |
| Date: | Wed, 1 Aug 2007 16:39:26 +0100 |
| Cc: | "Maciej W. Rozycki" <macro@linux-mips.org>, Ralf Baechle <ralf@linux-mips.org>, linux-mips@linux-mips.org |
| In-reply-to: | <46B086EB.2030101@ru.mvista.com> |
| Organization: | Red Hat UK Cyf., Amberley Place, 107-111 Peascod Street, Windsor, Berkshire, SL4 1TE, Y Deyrnas Gyfunol. Cofrestrwyd yng Nghymru a Lloegr o'r rhif cofrestru 3798903 |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20070801115231.GA20323@linux-mips.org> <46B07B36.1000501@ru.mvista.com> <Pine.LNX.4.64N.0708011337390.20314@blysk.ds.pg.gda.pl> <46B086EB.2030101@ru.mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Wed, 01 Aug 2007 17:13:15 +0400 Sergei Shtylyov <sshtylyov@ru.mvista.com> wrote: > Maciej W. Rozycki wrote: > > >>>So could somebody Alchemist try to rewrite this to use ioremap() instead? > > >> Will ioremap() work for 4 GB range? I guess not. > > > Of course it will. It shall work with whatever physical address space is > > supported by your MMU. As long as the MMU is handled correctly that is, > > but I guess I may have omitted this clarification as obvious. > > Even on a CPU with 36-bit physical address? ;-) Nope. This is one problem for example with ioremap on a Pentium Pro. |
| Previous by Date: | Re: cacheops.h & r4kcache.h, Ralf Baechle |
|---|---|
| Next by Date: | Re: Modpost warning on Alchemy, Maciej W. Rozycki |
| Previous by Thread: | Re: Modpost warning on Alchemy, Maciej W. Rozycki |
| Next by Thread: | Re: Modpost warning on Alchemy, Maciej W. Rozycki |
| Indexes: | [Date] [Thread] [Top] [All Lists] |