| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | Re: [MIPS] Enable support for the userlocal hardware register |
| From: | Atsushi Nemoto <anemo@mba.ocn.ne.jp> |
| Date: | Fri, 13 Jul 2007 00:37:27 +0900 (JST) |
| Cc: | ralf@linux-mips.org |
| In-reply-to: | <S20023433AbXGIOIU/20070709140820Z+13176@ftp.linux-mips.org> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <S20023433AbXGIOIU/20070709140820Z+13176@ftp.linux-mips.org> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Mon, 09 Jul 2007 15:08:15 +0100, linux-mips@linux-mips.org wrote: > Which will cut down the cost of RDHWR $29 which is used to obtain the > TLS pointer and so far being emulated in software down to a single cycle > operation. Since cpu_has_userlocal is used in a critical path (switch_to), overriding in each cpu-feature-overrides.h might be expected. --- Atsushi Nemoto |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [MIPS] Workaround for a sparse warning in include/asm-mips/io.h, Atsushi Nemoto |
|---|---|
| Next by Date: | CACHE instruction on MIPS32 24KE, Mohamed Bamakhrama |
| Previous by Thread: | Re: [MIPS] Workaround for a sparse warning in include/asm-mips/io.h, Maciej W. Rozycki |
| Next by Thread: | Re: [MIPS] Enable support for the userlocal hardware register, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |