| To: | macro@linux-mips.org |
|---|---|
| Subject: | Re: [MIPS] Check FCSR for pending interrupts before restoring from a context. |
| From: | Atsushi Nemoto <anemo@mba.ocn.ne.jp> |
| Date: | Thu, 08 Feb 2007 12:02:19 +0900 (JST) |
| Cc: | ralf@linux-mips.org, linux-mips@linux-mips.org |
| In-reply-to: | <Pine.LNX.4.64N.0702071725150.9744@blysk.ds.pg.gda.pl> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20070207110929.GA17660@linux-mips.org> <20070208.012216.103777705.anemo@mba.ocn.ne.jp> <Pine.LNX.4.64N.0702071725150.9744@blysk.ds.pg.gda.pl> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Wed, 7 Feb 2007 17:29:02 +0000 (GMT), "Maciej W. Rozycki" <macro@linux-mips.org> wrote: > > If the format of FCSR was common to all CPU (I hope so), we can do > > check it in caller of fp_restore_context(), in C language. > > The R3010, etc. use bits 23 and 17:0 the same way as the R4000 and MIPS > architecture processors do. The other bits are unused and hardwired to > zeroes. So we can do it in C, but it will conflicts with Franck's signal cleanup patchset. I hope his patchset applied first. Also I wonder SIGSEGV is correct behavior on this case. SIGFPE? --- Atsushi Nemoto |
| Previous by Date: | [PATCH][MIPS] removed needless #include <asm/i8259.h> on emma2rh, Yoichi Yuasa |
|---|---|
| Next by Date: | Re: [PATCH] eXcite nand flash driver, Ulrich Eckhardt |
| Previous by Thread: | Re: [MIPS] Check FCSR for pending interrupts before restoring from a context., Maciej W. Rozycki |
| Next by Thread: | Re: [MIPS] Check FCSR for pending interrupts before restoring from a context., Atsushi Nemoto |
| Indexes: | [Date] [Thread] [Top] [All Lists] |