| To: | nigel@mips.com |
|---|---|
| Subject: | Re: [PATCH] fix cache coherency issues |
| From: | Atsushi Nemoto <anemo@mba.ocn.ne.jp> |
| Date: | Thu, 24 Aug 2006 10:15:31 +0900 (JST) |
| Cc: | linux-mips@linux-mips.org, ralf@linux-mips.org |
| In-reply-to: | <44EC87C9.8010402@mips.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20060523.003424.104640954.anemo@mba.ocn.ne.jp> <20060824.003130.25910593.anemo@mba.ocn.ne.jp> <44EC87C9.8010402@mips.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Wed, 23 Aug 2006 17:52:25 +0100, Nigel Stephens <nigel@mips.com> wrote: > Doesn't tlbidx need to be declared as a signed int, else the compiler > could optimize away this comparison. You are right. I'll fix it. Thanks. --- Atsushi Nemoto |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] 64K page size, Thiemo Seufer |
|---|---|
| Next by Date: | Re: [PATCH] fix cache coherency issues, Ralf Baechle |
| Previous by Thread: | Re: [PATCH] fix cache coherency issues, Nigel Stephens |
| Next by Thread: | Re: [PATCH] fix cache coherency issues, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |