Re: [PATCH] fix cache coherency issues

To:	Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Subject:	Re: [PATCH] fix cache coherency issues
From:	Nigel Stephens <nigel@mips.com>
Date:	Wed, 23 Aug 2006 17:52:25 +0100
Cc:	linux-mips@linux-mips.org, ralf@linux-mips.org
In-reply-to:	<20060824.003130.25910593.anemo@mba.ocn.ne.jp>
Organization:	MIPS Technologies
Original-recipient:	rfc822;linux-mips@linux-mips.org
References:	<20060214.011508.41198724.anemo@mba.ocn.ne.jp> <20060523.003424.104640954.anemo@mba.ocn.ne.jp> <20060824.003130.25910593.anemo@mba.ocn.ne.jp>
Sender:	linux-mips-bounce@linux-mips.org
User-agent:	Thunderbird 1.5.0.2 (X11/20060501)


Atsushi Nemoto wrote:
>
> +     unsigned int tlbidx;
>
>   
...

> +     if (tlbidx < 0)
>   

Doesn't tlbidx need to be declared as a signed int, else the compiler
could optimize away this comparison.


Nigel

<Prev in Thread]	Current Thread	[Next in Thread>
Re: [PATCH] fix cache coherency issues, Atsushi Nemoto Re: [PATCH] fix cache coherency issues, Nigel Stephens <= Re: [PATCH] fix cache coherency issues, Atsushi Nemoto Re: [PATCH] fix cache coherency issues, Ralf Baechle Re: [PATCH] fix cache coherency issues, Atsushi Nemoto Re: [PATCH] fix cache coherency issues, Ralf Baechle Re: [PATCH] fix cache coherency issues, Atsushi Nemoto

Previous by Date:	Re: [PATCH] 64K page size, Jonathan Day
Next by Date:	Re: [PATCH] 64K page size, Thiemo Seufer
Previous by Thread:	Re: [PATCH] fix cache coherency issues, Atsushi Nemoto
Next by Thread:	Re: [PATCH] fix cache coherency issues, Atsushi Nemoto
Indexes:	[Date] [Thread] [Top] [All Lists]