| To: | Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp> |
|---|---|
| Subject: | Re: [PATCH 2/12] Cobalt use GT64120 PCI routines |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Wed, 23 Aug 2006 01:54:46 +0100 |
| Cc: | Alexander Voropay <a.voropay@equant.ru>, linux-mips@linux-mips.org |
| In-reply-to: | <20060823094444.4c158363.yoichi_yuasa@tripeaks.co.jp> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20060822223406.56435d84.yoichi_yuasa@tripeaks.co.jp> <0b2801c6c5ff$1ff8a8c0$e90d11ac@spb.in.rosprint.ru> <20060823094444.4c158363.yoichi_yuasa@tripeaks.co.jp> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.4.2.1i |
On Wed, Aug 23, 2006 at 09:44:44AM +0900, Yoichi Yuasa wrote: > arch/mips/pci/pci-gt64120.c supports only PCI_0. > Now GT64111 and GT64120 can share pci-gt64120.c . > > I don't know a board that uses PCI_1. > Do you have any information about it? The GT-64120 even has a special mode where multiple GT-64120 can be combined into a single system. Some people have hacked Linux to support that configuration but the code was never contributed back and it's a very rare hardware configuration anyway. Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 2/12] Cobalt use GT64120 PCI routines, Yoichi Yuasa |
|---|---|
| Next by Date: | Re: [MIPS] SB1: Build fix: delete initialization of flush_icache_page pointer., Atsushi Nemoto |
| Previous by Thread: | Re: [PATCH 2/12] Cobalt use GT64120 PCI routines, Yoichi Yuasa |
| Next by Thread: | [PATCH 1/12] rewrote GALILEO_INL/GALILEO_OUTL to GT_READ/GT_WRITE, Yoichi Yuasa |
| Indexes: | [Date] [Thread] [Top] [All Lists] |