linux-mips
[Top] [All Lists]

[PATCH] vr41xx: VR41_CONF_BP is necessary only for processor ID 0xc80

To: Ralf Baechle <ralf@linux-mips.org>
Subject: [PATCH] vr41xx: VR41_CONF_BP is necessary only for processor ID 0xc80
From: Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp>
Date: Tue, 4 Jul 2006 23:04:31 +0900
Cc: linux-mips <linux-mips@linux-mips.org>
Organization: TriPeaks Corporation
Original-recipient: rfc822;linux-mips@linux-mips.org
Sender: linux-mips-bounce@linux-mips.org
Hi Ralf,

VR41_CONF_BP is necessary only for processor ID 0xc80. 
Please apply.

Yoichi

Signed-off-by: Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp>

diff -pruN -X mips/Documentation/dontdiff mips-orig/arch/mips/mm/c-r4k.c 
mips/arch/mips/mm/c-r4k.c
--- mips-orig/arch/mips/mm/c-r4k.c      2006-07-04 11:54:18.405308250 +0900
+++ mips/arch/mips/mm/c-r4k.c   2006-07-04 22:45:11.862517750 +0900
@@ -848,7 +848,9 @@ static void __init probe_pcache(void)
                if (c->processor_id == 0x0c80U || c->processor_id == 0x0c81U ||
                    c->processor_id == 0x0c82U) {
                        config &= ~0x00000030U;
-                       config |= 0x00410000U;
+                       config |= 0x00400000U;
+                       if (c->processor_id == 0x0c80U)
+                               config |= VR41_CONF_BP;
                        write_c0_config(config);
                }
                icache_size = 1 << (10 + ((config & CONF_IC) >> 9));

<Prev in Thread] Current Thread [Next in Thread>
  • [PATCH] vr41xx: VR41_CONF_BP is necessary only for processor ID 0xc80, Yoichi Yuasa <=