| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | Re: mips RDHWR instruction in glibc |
| From: | Atsushi Nemoto <anemo@mba.ocn.ne.jp> |
| Date: | Sat, 17 Jun 2006 01:59:42 +0900 (JST) |
| Cc: | dan@debian.org, macro@linux-mips.org |
| In-reply-to: | <20060617.005845.93020013.anemo@mba.ocn.ne.jp> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20060616.002837.59465125.anemo@mba.ocn.ne.jp> <20060615153252.GA21598@nevyn.them.org> <20060617.005845.93020013.anemo@mba.ocn.ne.jp> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Sat, 17 Jun 2006 00:58:45 +0900 (JST), Atsushi Nemoto <anemo@mba.ocn.ne.jp> wrote: > It looks too bad for arg == 0 case. I should ask on gcc list. OTOH, I think it would be better to reduce RDHWR overhead in kernel anyway. I've heard about "fastpath" approach by Maciej, but now I can not find the patch on linux-mips ML archive. Is it available on somewhere? Maciej? --- Atsushi Nemoto |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: mips RDHWR instruction in glibc, Atsushi Nemoto |
|---|---|
| Next by Date: | RE: i2c-algo-ite and i2c-ite planned for removal, Shane McDonald |
| Previous by Thread: | Re: mips RDHWR instruction in glibc, Atsushi Nemoto |
| Next by Thread: | Re: mips RDHWR instruction in glibc, Atsushi Nemoto |
| Indexes: | [Date] [Thread] [Top] [All Lists] |