| To: | Thiemo Seufer <ths@networkno.de> |
|---|---|
| Subject: | Re: [PATCH] fix interrupt handling for R2 CPUs |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Tue, 16 May 2006 18:48:48 +0100 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <20060515172747.GF9026@networkno.de> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20060515172747.GF9026@networkno.de> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.4.2.1i |
On Mon, May 15, 2006 at 06:27:47PM +0100, Thiemo Seufer wrote: > a) only the low bit is used for status flags if CONFIG_CPU_MIPSR2, > consistent with the use of di/ei. > > b) the ERL/EXL bits get cleared as well. Does this patch make a difference for you anywhere? Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Fwd: problem building cross compiler gcc-3.4.4, Jim Gifford |
|---|---|
| Next by Date: | Re: [PATCH] Qemu system shutdown support, Ralf Baechle |
| Previous by Thread: | [PATCH] fix interrupt handling for R2 CPUs, Thiemo Seufer |
| Next by Thread: | Re: [PATCH] fix interrupt handling for R2 CPUs, Thiemo Seufer |
| Indexes: | [Date] [Thread] [Top] [All Lists] |