| To: | <linux-mips@linux-mips.org> |
|---|---|
| Subject: | Reading an entire cacheline |
| From: | "Kim, Jong-Sung" <jsungkim@lge.com> |
| Date: | Tue, 18 Apr 2006 09:37:18 +0900 |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
| Thread-index: | AcZigD+A+CMHDL7jSviP63YyQN7LKw== |
Hi, Is there any way to read an entire cacheline from the MIPS5Kf? Four sequential cache instructions do similarly, but sometimes the tags from a same cacheline differ. How can I read a consistent cacheline safely? Thanks. |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 00/05] robust per_cpu allocation for modules, Christoph Lameter |
|---|---|
| Next by Date: | Re: [PATCH 00/05] robust per_cpu allocation for modules, Steven Rostedt |
| Previous by Thread: | [PATCH] use __ffs() instead of ffs() in ip32_irq0(), Atsushi Nemoto |
| Next by Thread: | RE: Reading an entire cacheline, Kim, Jong-Sung |
| Indexes: | [Date] [Thread] [Top] [All Lists] |