| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | Re: another 4kc machine check. |
| From: | Greg Weeks <greg.weeks@timesys.com> |
| Date: | Tue, 12 Apr 2005 15:12:29 -0400 |
| Cc: | "Kevin D. Kissell" <kevink@mips.com>, "Maciej W. Rozycki" <macro@linux-mips.org>, Ralf Baechle <ralf@linux-mips.org> |
| In-reply-to: | <425BFCC2.9060901@timesys.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <42553E49.7080004@timesys.com> <4256991C.4020601@timesys.com> <20050408161357.GB19166@linux-mips.org> <4256B524.2080509@timesys.com> <425AD440.5050600@timesys.com> <004a01c53ed4$dab12b00$10eca8c0@grendel> <Pine.LNX.4.61L.0504121610500.18606@blysk.ds.pg.gda.pl> <00c701c53f7e$09ec56c0$10eca8c0@grendel> <425BFCC2.9060901@timesys.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mozilla Thunderbird 1.0 (X11/20041206) |
Greg Weeks wrote: No, it adds it before the TLBWR where there shouldn't be a hazard. On the off chance that the hazard between the TLBWR and the ERET might be coming into play I tried a kernel with 3 nops between the TLBWR and ERET and no EHB before the TLBWR and it still machine checks for me. Greg Weeks |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: CVS Update@linux-mips.org: linux, Thiemo Seufer |
|---|---|
| Next by Date: | Re: troubles mmaping PCI device on Au1550, Clem Taylor |
| Previous by Thread: | Re: another 4kc machine check., Greg Weeks |
| Next by Thread: | Re: another 4kc machine check., Kevin D. Kissell |
| Indexes: | [Date] [Thread] [Top] [All Lists] |