| To: | Manish Lachwani <mlachwani@mvista.com> |
|---|---|
| Subject: | Re: [PATCH] TX4927 processor can support different speeds |
| From: | "Maciej W. Rozycki" <macro@linux-mips.org> |
| Date: | Mon, 24 Jan 2005 21:13:32 +0000 (GMT) |
| Cc: | Ralf Baechle <ralf@linux-mips.org>, Thiemo Seufer <ica2_ts@csv.ica.uni-stuttgart.de>, linux-mips@linux-mips.org |
| In-reply-to: | <41F55F15.6050107@mvista.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20050123192318.GA22681@prometheus.mvista.com> <20050123194140.GL15265@rembrandt.csv.ica.uni-stuttgart.de> <20050123195129.GA1806@linux-mips.org> <41F40B8E.2080003@mvista.com> <20050124202244.GB2376@linux-mips.org> <41F55F15.6050107@mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Mon, 24 Jan 2005, Manish Lachwani wrote: > > > Why is this approach (in the patch) bad? [...] > > It's fragile because clock frequencies are changing faster in today's > > world of electronics than the weather in April. [...] > So? Can you be a little more clear? Oh well, how can you assure a given binary will be booted on a CPU driven by the right frequency? Is the clock source inside the chip containing the CPU at least? Maciej |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Fix some (maybe) missing syncs in bitops.h, Ralf Baechle |
|---|---|
| Next by Date: | Re: Fix some (maybe) missing syncs in bitops.h, Daniel Jacobowitz |
| Previous by Thread: | Re: [PATCH] TX4927 processor can support different speeds, Manish Lachwani |
| Next by Thread: | Re: [PATCH] TX4927 processor can support different speeds, Manish Lachwani |
| Indexes: | [Date] [Thread] [Top] [All Lists] |