linux-mips
[Top] [All Lists]

Re: [PATCH] TX4927 processor can support different speeds

To: Thiemo Seufer <ica2_ts@csv.ica.uni-stuttgart.de>
Subject: Re: [PATCH] TX4927 processor can support different speeds
From: Ralf Baechle <ralf@linux-mips.org>
Date: Sun, 23 Jan 2005 19:51:29 +0000
Cc: Manish Lachwani <mlachwani@mvista.com>, linux-mips@linux-mips.org
In-reply-to: <20050123194140.GL15265@rembrandt.csv.ica.uni-stuttgart.de>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <20050123192318.GA22681@prometheus.mvista.com> <20050123194140.GL15265@rembrandt.csv.ica.uni-stuttgart.de>
Sender: linux-mips-bounce@linux-mips.org
User-agent: Mutt/1.4.1i
On Sun, Jan 23, 2005 at 08:41:40PM +0100, Thiemo Seufer wrote:

> > Based on the feedback from Toshiba, the TX4927 processor can support 
> > different 
> > speeds. Attached patch takes care of that. If you find this approach 
> > reasonable, 
> > can you please check it in
> 
> Shoudn't this better be tunable via /proc?

By the time that interface becomes available interrupt timers would
already have been missprogrammed.  Try to calibrate the CPU timer against
some external timer such as the RTC instead.  It's already being done
on the Indy.

  Ralf

<Prev in Thread] Current Thread [Next in Thread>