| To: | Thiemo Seufer <ica2_ts@csv.ica.uni-stuttgart.de> |
|---|---|
| Subject: | Re: [PATCH 2.6] tlbwr hazard for NEC VR4100 |
| From: | "Maciej W. Rozycki" <macro@linux-mips.org> |
| Date: | Thu, 2 Dec 2004 00:24:30 +0000 (GMT) |
| Cc: | Yoichi Yuasa <yuasa@hh.iij4u.or.jp>, Ralf Baechle <ralf@linux-mips.org>, linux-mips <linux-mips@linux-mips.org> |
| In-reply-to: | <20041202000713.GO3225@rembrandt.csv.ica.uni-stuttgart.de> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20041201234943.584d88e8.yuasa@hh.iij4u.or.jp> <20041202000713.GO3225@rembrandt.csv.ica.uni-stuttgart.de> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Thu, 2 Dec 2004, Thiemo Seufer wrote: > If 64bit kernels are ever relevant for VR41xx, you might want to use > the same branch trick as it is used for R4[04]00. IIRC it reduced the > handler size from 34 to 30 instructions, saving another branch. Isn't that based on specific properties of the R4[04]00 pipeline? It may still work for the VR41xx, but you can't take it for granted, so it should be double-checked. Given the conditions it's probably worth the hassle, though. Maciej |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] Improve atomic.h implementation robustness, Maciej W. Rozycki |
|---|---|
| Next by Date: | [PATCH] 2.4: Preemption fixes for Broadcom DMA Page operations, Manish Lachwani |
| Previous by Thread: | Re: [PATCH 2.6] tlbwr hazard for NEC VR4100, Thiemo Seufer |
| Next by Thread: | Re: [PATCH 2.6] tlbwr hazard for NEC VR4100, Yoichi Yuasa |
| Indexes: | [Date] [Thread] [Top] [All Lists] |