| To: | Ralf Baechle <ralf@linux-mips.org> |
|---|---|
| Subject: | [PATCH 2.6] tlbwr hazard for NEC VR4100 |
| From: | Yoichi Yuasa <yuasa@hh.iij4u.or.jp> |
| Date: | Wed, 1 Dec 2004 23:49:43 +0900 |
| Cc: | yuasa@hh.iij4u.or.jp, linux-mips <linux-mips@linux-mips.org> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
Hi Ralf,
This patch had added tlbwr hazard for NEC VR4100.
Please apply this patch to 2.6.
Yoichi
Signed-off-by: Yoichi Yuasa <yuasa@hh.iij4u.or.jp>
diff -urN -X dontdiff a-orig/arch/mips/mm/tlbex.c a/arch/mips/mm/tlbex.c
--- a-orig/arch/mips/mm/tlbex.c Tue Nov 30 20:42:08 2004
+++ a/arch/mips/mm/tlbex.c Wed Dec 1 23:23:11 2004
@@ -820,6 +820,25 @@
i_ssnop(p);
break;
+ case CPU_VR4111:
+ case CPU_VR4121:
+ case CPU_VR4122:
+ case CPU_VR4181:
+ case CPU_VR4181A:
+ i_nop(p);
+ i_nop(p);
+ i_tlbwr(p);
+ i_nop(p);
+ i_nop(p);
+ break;
+
+ case CPU_VR4131:
+ case CPU_VR4133:
+ i_nop(p);
+ i_nop(p);
+ i_tlbwr(p);
+ break;
+
default:
panic("No TLB refill handler yet (CPU type: %d)",
current_cpu_data.cputype);
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] Improve atomic.h implementation robustness, Ralf Baechle |
|---|---|
| Next by Date: | [PATCH 2.6] fix build error about NEC VR4100 series., Yoichi Yuasa |
| Previous by Thread: | [PATCH] Improve atomic.h implementation robustness, Thiemo Seufer |
| Next by Thread: | Re: [PATCH 2.6] tlbwr hazard for NEC VR4100, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |