| To: | Andrew Haley <aph@redhat.com> |
|---|---|
| Subject: | Re: [RFC] MIPS division by zero and libgcj... |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Thu, 10 Jun 2004 22:27:51 +0200 |
| Cc: | David Daney <ddaney@avtrex.com>, gcc@gcc.gnu.org, linux-mips@linux-mips.org, java@gcc.gnu.org |
| In-reply-to: | <16584.46883.332620.513805@cuddles.cambridge.redhat.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <40C8B29B.3090501@avtrex.com> <16584.46883.332620.513805@cuddles.cambridge.redhat.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.4.1i |
On Thu, Jun 10, 2004 at 08:31:47PM +0100, Andrew Haley wrote: > I thought that the MIPS never generated a hardware trap for division, > but instead there was an assembler macro that did the test for > overflow, and the "div" instruction actually generates this test > inline. Maybe do a disassembly to check. Linux/MIPS's behaviour is consistent with all MIPS UNIX flavours I know of both those following the SysV ABI and others such as Ultrix. Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [RFC] MIPS division by zero and libgcj..., Andrew Haley |
|---|---|
| Next by Date: | Re: [RFC] MIPS division by zero and libgcj..., David Daney |
| Previous by Thread: | Re: [RFC] MIPS division by zero and libgcj..., David Daney |
| Next by Thread: | Re: [RFC] MIPS division by zero and libgcj..., Maciej W. Rozycki |
| Indexes: | [Date] [Thread] [Top] [All Lists] |