| To: | Stanislaw Skowronek <sskowron@ET.PUT.Poznan.PL> |
|---|---|
| Subject: | Re: pci-ip27 memory ranges |
| From: | Christoph Hellwig <hch@lst.de> |
| Date: | Sat, 24 Apr 2004 12:30:04 +0200 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <Pine.GSO.4.10.10404241059030.18252-100000@helios.et.put.poznan.pl> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <Pine.GSO.4.10.10404241059030.18252-100000@helios.et.put.poznan.pl> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.3.28i |
On Sat, Apr 24, 2004 at 11:00:44AM +0200, Stanislaw Skowronek wrote: > Why does the pci-ip27 driver register all memory resources (0UL - ~0UL)? The current PCI support for IP27 is more or less a huge hack. I plan to hack it up to do the right thing based on the IRIX code for it released by SGI, but it'll take a bit because that code isn't exactly readable and my time is rather limited. |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | pci-ip27 memory ranges, Stanislaw Skowronek |
|---|---|
| Next by Date: | Xtalk bridge IRQs, Stanislaw Skowronek |
| Previous by Thread: | pci-ip27 memory ranges, Stanislaw Skowronek |
| Next by Thread: | Re: pci-ip27 memory ranges, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |