I'm working to get the 2.6 kernel booting on the Qube/RaQ, but the PCI
resource stuff is giving me a hard time.
I/O accesses using inb() etc are adjusted by Galileo's PCI I/O base
00000000 - 0000ffff --> b0000000 - b000ffff
The problem is that Galileo passes I/O addresses straight to PCI so that
a read of the RTC translates to a PCI address of 1000007. This works
fine for the stuff on the VIA south bridge as it doesn't seem to decode
all 32 bits of the address for I/O accesses. But this doesn't work for
the Tulip's, they must have the correct addresses written into the I/O
If I change the PCI I/O resource range to 10000000 - 1000ffff, then
inb() etc fail because they add Galileo's PCI I/O base again
10000000 - 1000ffff --> c0000000 - c000ffff !!
causing a page fault.
If I set the I/O port base to 00000000 to overcome this then accesses to
the peripherals on the VIA south bridge don't get Galileo's PCI I/O base
added and they land up accessing RAM.
I effectively have two I/O ranges that need to map to the same addresses
00000000 - 0000ffff --> b0000000 - b000ffff (for VIA)
10000000 - 1000ffff --> b0000000 - b000ffff (for PCI)
I was hopefull that the 'io_offset' field in 'struct pci_controller'
would do this for me, but I can't work out what it does :-|
This all worked in 2.4 as it's actually the boot loader that maps the
Tulip's into the I/O address space and the kernel has hardcoded resource
entries to match.