| To: | Jun Sun <jsun@mvista.com> |
|---|---|
| Subject: | Re: How stable is 2.6 on a SB1250 processor? |
| From: | Kevin Paul Herbert <kph@cisco.com> |
| Date: | 14 Jan 2004 11:09:21 -0800 |
| Cc: | Dimitri Torfs <dimitri@sonycom.com>, Pete Popov <ppopov@mvista.com>, Linux MIPS mailing list <linux-mips@linux-mips.org> |
| In-reply-to: | <20040113143137.N11733@mvista.com> |
| Organization: | cisco Systems, Inc. |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <1074027809.20636.91.camel@shakedown> <1074028164.21857.120.camel@zeus.mvista.com> <20040113214454.GA2737@sonycom.com> <20040113143137.N11733@mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
Thanks for the tips. I incorporated Dmitri's patches to uaccess.h and the syscall handlers and got usermode to come up correctly. I'm aware of the SB1250 PCI problems and will be addressing that after I get a few more on-board peripherals working. I've got my own fairly complex PCI subsystem to port from 2.4 (hotplug, many bridges, hypertransport configuration) and the main thing that I need from the core SB1250 support is the ability to generate configuration cycles. Because of the way the hardware works, I have to program all the bridges myself (the ROM firmware does not do this for me). I'll be sure to send patches to the list for anything I fix in the core SB1250 PCI support. Thanks again for the tips, Kevin -- Kevin Paul Herbert <kph@cisco.com> cisco Systems, Inc. |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | RE: Intel Pro 82546 chipset performance, Matthew Dharm |
|---|---|
| Next by Date: | Re: Correct assembler/compiler options for 4KC core?, Eric Christopher |
| Previous by Thread: | Re: How stable is 2.6 on a SB1250 processor?, Jun Sun |
| Next by Thread: | Broadcom 4702?, Charlie Brady |
| Indexes: | [Date] [Thread] [Top] [All Lists] |