| To: | MAKE FUN PRANK CALLS <linux-mips@linux-mips.org> |
|---|---|
| Subject: | RM7k cache_flush_sigtramp |
| From: | Fuxin Zhang <fxzhang@ict.ac.cn> |
| Date: | Thu, 31 Jul 2003 09:56:08 +0800 |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mozilla/5.0 (X11; U; Linux i686; en-US; rv:1.4) Gecko/20030624 |
hi, r4k_cache_flush_sigtrap seems not enough for RM7000 cpus because there is a writebuffer between L1 dcache & L2 cache,so the written back block may not be seen by icache. This small patch fixes crashes of my Xserver on ev64240. --- r4kcache.h.ori 2003-07-31 09:51:01.000000000 +0800 +++ r4kcache.h 2003-07-31 09:51:57.000000000 +0800 @@ -94,6 +94,9 @@ ".set noreorder\n\t" ".set mips3\n" "1:\tcache %0,(%1)\n" +#ifdef CONFIG_CPU_RM7000 + "sync\n\t" +#endif "2:\t.set mips0\n\t" ".set reorder\n\t" ".section\t__ex_table,\"a\"\n\t" |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: CVS Update@-mips.org: linux, Ralf Baechle |
|---|---|
| Next by Date: | Malta + USB on 2.4, anyone?, Jun Sun |
| Previous by Thread: | 64bit _syscall6 fix, Atsushi Nemoto |
| Next by Thread: | Re: RM7k cache_flush_sigtramp, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |