| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | low ram as source of good parity data..? |
| From: | "Ashish anand" <ashish.anand@inspiretech.com> |
| Date: | Thu, 05 Jun 2003 15:16:41 +0530 |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
Hello, I have seen it a common practice to assume low RAM as source of good parity data and use it to fill the caches with good parity data in firmware during elementary hardware initialisation process. why it is always safe to assume that low RAM contains good parity data .? Is it always true..? this question came in picture after I got cacheparity error sometimes. Best Regards, Ashish Anand |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [RFC] synchronized CPU count registers on SMP machines, Tor Arntsen |
|---|---|
| Next by Date: | Re: [RFC] synchronized CPU count registers on SMP machines, Alan Cox |
| Previous by Thread: | [RFC] synchronized CPU count registers on SMP machines, Jun Sun |
| Next by Thread: | Re: low ram as source of good parity data..?, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |