| To: | Ralf Baechle <ralf@linux-mips.org> |
|---|---|
| Subject: | Single stepping in mips |
| From: | "Krishnakumar. R" <krishnakumar@naturesoft.net> |
| Date: | Wed, 4 Jun 2003 09:18:01 +0530 |
| Cc: | linux-mips@linux-mips.org |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | KMail/1.4.1 |
Hi, How can we single step through an instruction in mips architecture. In intel 386 architecture if we set TF flag of the EFLAGS register a trap will be generated after every instruction. Is there a way in mips to do the same. Regards and Thanks KK |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: mips64 LOAD_KPTE2 fix, Atsushi Nemoto |
|---|---|
| Next by Date: | [PATCH] vmlinux.lds.S, ilya |
| Previous by Thread: | rootfs for vr4181a, Julian Scheel |
| Next by Thread: | Re: Single stepping in mips, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |