| To: | Steven Seeger <sseeger@stellartec.com> |
|---|---|
| Subject: | Re: wait on vr4181 part 2 |
| From: | Jun Sun <jsun@mvista.com> |
| Date: | Mon, 28 Apr 2003 10:24:21 -0700 |
| Cc: | linux-mips@linux-mips.org, jsun@mvista.com |
| In-reply-to: | <089f01c30da9$e237d5d0$3501a8c0@wssseeger>; from sseeger@stellartec.com on Mon, Apr 28, 2003 at 10:16:18AM -0700 |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <200304281825.09697.wom@tateyama.hu> <089f01c30da9$e237d5d0$3501a8c0@wssseeger> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.2.5i |
On Mon, Apr 28, 2003 at 10:16:18AM -0700, Steven Seeger wrote:
> If there is no wait, then what's that in arch/mips/vr4181/osprey/reset.c ?
Simple - it is a bug. :)
I got a confirmation from NEC that Vr4181 does _not_ have wait instruction.
It should generate an exception though.
In the halt case, kernel is probably in such a zombie state that we
don't even see the exception.
Jun
> void nec_osprey_halt(void)
> {
> printk("KERN_NOTICE "\n** You can safely turn off the power.\n");
> while(1)
> __asm__(".set\tmips3\n\t"
> "wait\n\t"
> ".set\tmips0");
> }
>
> Steve
>
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | wait on vr4181 part 2, Steven Seeger |
|---|---|
| Next by Date: | Re: crosscompile doesn't work :(, Jeff Baitis |
| Previous by Thread: | wait on vr4181 part 2, Steven Seeger |
| Next by Thread: | Re: crosscompile doesn't work :(, Jeff Baitis |
| Indexes: | [Date] [Thread] [Top] [All Lists] |