| To: | Yoichi Yuasa <yuasa@hh.iij4u.or.jp> |
|---|---|
| Subject: | Re: simulate_ll and simulate_sc move to do_cpu from do_ri |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Fri, 18 Apr 2003 20:45:53 +0200 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <20030418181748.57f7789a.yuasa@hh.iij4u.or.jp>; from yuasa@hh.iij4u.or.jp on Fri, Apr 18, 2003 at 06:17:48PM +0900 |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <20030418181748.57f7789a.yuasa@hh.iij4u.or.jp> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.2.5.1i |
On Fri, Apr 18, 2003 at 06:17:48PM +0900, Yoichi Yuasa wrote: > Why did you move simulate_ll and simulate_sc to do_cpu from do_ri? > NEC VR4100 series need simulate_ll and simulate_sc in do_ri. As the CVS comment said ll is using the opcode for lwc0 and sc the opcode for swc0 so the expected behaviour of an attempt to execute ll or sc on a ll/sc-less processor is throwing a coprocessor unusable exception, not reserved exception. So if the VR4100 series is indeed throwing RI exceptions then this processor is plain broken. Will fix but not without cursing into NEC's direction. Grr... Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | simulate_ll and simulate_sc move to do_cpu from do_ri, Yoichi Yuasa |
|---|---|
| Next by Date: | TLB mapping questions, Erik J. Green |
| Previous by Thread: | simulate_ll and simulate_sc move to do_cpu from do_ri, Yoichi Yuasa |
| Next by Thread: | Re: simulate_ll and simulate_sc move to do_cpu from do_ri, Yoichi Yuasa |
| Indexes: | [Date] [Thread] [Top] [All Lists] |