| To: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl>, <linux-mips@linux-mips.org> |
|---|---|
| Subject: | Re: wbflush() abuse for TOSHIBA_RBTX4927 |
| From: | "Kevin D. Kissell" <kevink@mips.com> |
| Date: | Tue, 15 Apr 2003 16:53:49 +0200 |
| Cc: | <source@mvista.com> |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <Pine.GSO.3.96.1030415161611.13254H-100000@delta.ds2.pg.gda.pl> |
| Sender: | linux-mips-bounce@linux-mips.org |
I remember that some of the Toshiba parts of the TX39 series had some interesting quirks relating to the write buffer. Perhaps some of these were carried into the TX49 series as well? ----- Original Message ----- From: "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> To: <linux-mips@linux-mips.org> Cc: <source@mvista.com> Sent: Tuesday, April 15, 2003 4:22 PM Subject: wbflush() abuse for TOSHIBA_RBTX4927 > Hello, > > I see wbflush() is abused in an interesting and inefficient way for > TOSHIBA_RBTX4927. Is there any specific reason for such a setup? > > Maciej > > -- > + Maciej W. Rozycki, Technical University of Gdansk, Poland + > +--------------------------------------------------------------+ > + e-mail: macro@ds2.pg.gda.pl, PGP key available + > > > |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [patch] cp0.config access macros, Ralf Baechle |
|---|---|
| Next by Date: | Re: [PATCH] waybit not set for MIPS32/MIPS64 caches, Ralf Baechle |
| Previous by Thread: | wbflush() abuse for TOSHIBA_RBTX4927, Maciej W. Rozycki |
| Next by Thread: | Re: wbflush() abuse for TOSHIBA_RBTX4927, Maciej W. Rozycki |
| Indexes: | [Date] [Thread] [Top] [All Lists] |