| To: | Hartvig Ekner <hartvig@ekner.info> |
|---|---|
| Subject: | Re: Au1500 hardware cache coherency |
| From: | Pete Popov <ppopov@mvista.com> |
| Date: | 31 Mar 2003 10:35:14 -0800 |
| Cc: | Linux MIPS mailing list <linux-mips@linux-mips.org> |
| In-reply-to: | <3E882FB8.BBFDACE2@ekner.info> |
| Organization: | MontaVista Software |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| References: | <3E882FB8.BBFDACE2@ekner.info> |
| Sender: | linux-mips-bounce@linux-mips.org |
> So before spending more time on debugging this, and creating patches > for using HW coherency, I wanted to hear your input - maybe there are > known problems in the Au1500 coherency implementation? Looks like Eric already replied to your questions. Patches to get the code to compile with NONCOHERENT_IO turned off would be good, even if you don't want to do that yet. FYI, in the latest kernel I'm getting a panic when doing a very large 'cp -a' from nfs to ata100 disk (don't know if the disk itself matters) (Pb1500 and Db1500). The same test passes with a 2.4.18 kernel, so it seems like it's not a hardware issue, unless the 2.4.18 kernel is just getting lucky. I'll be gone till 4/20 so I won't have time to debug it until after I get back. Pete |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Au1500 hardware cache coherency, Eric DeVolder |
|---|---|
| Next by Date: | Re: Au1500 hardware cache coherency, Hartvig Ekner |
| Previous by Thread: | Re: Au1500 hardware cache coherency, Pete Popov |
| Next by Thread: | [Patch-2.5] Small compile fix, Jan-Benedict Glaw |
| Indexes: | [Date] [Thread] [Top] [All Lists] |