Re: [patch] Cobalt IRQ handler CP0 interlock?

linux-mips

Re: [patch] Cobalt IRQ handler CP0 interlock?

To:	"Maciej W. Rozycki" <macro@ds2.pg.gda.pl>
Subject:	Re: [patch] Cobalt IRQ handler CP0 interlock?
From:	Ralf Baechle <ralf@linux-mips.org>
Date:	Fri, 21 Feb 2003 13:46:18 +0100
Cc:	linux-mips@linux-mips.org
In-reply-to:	<Pine.GSO.3.96.1030221133313.13836L-100000@delta.ds2.pg.gda.pl>; from macro@ds2.pg.gda.pl on Fri, Feb 21, 2003 at 01:41:16PM +0100
Original-recipient:	rfc822;linux-mips@linux-mips.org
References:	<20030221132314.A28300@linux-mips.org> <Pine.GSO.3.96.1030221133313.13836L-100000@delta.ds2.pg.gda.pl>
Sender:	linux-mips-bounce@linux-mips.org
User-agent:	Mutt/1.2.5.1i

On Fri, Feb 21, 2003 at 01:41:16PM +0100, Maciej W. Rozycki wrote:

> > All I can say it's working fine like this since 1984 for R4000 class CPUs.
> 
>  You meant something like "since 1991", I suppose.  Even R2000 is there
> since 1986 only. ;-)

Typo.  I actually meant 1994, the year in which I started working with MIPS
and on Linux/MIPS at that time on R4400.

  Ralf

[More with this subject...]

<Prev in Thread]	Current Thread	[Next in Thread>
[patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle Re: [patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle Re: [patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle <=

Previous by Date:	Re: [patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki
Next by Date:	RE: wired tlb entries and global bit.., ncrook
Previous by Thread:	Re: [patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki
Next by Thread:	[patch] Coalesce duplicated SiByte settings, Maciej W. Rozycki
Indexes:	[Date] [Thread] [Top] [All Lists]