| To: | Ralf Baechle <ralf@linux-mips.org> |
|---|---|
| Subject: | Re: [patch] Cobalt IRQ handler CP0 interlock? |
| From: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> |
| Date: | Fri, 21 Feb 2003 13:41:16 +0100 (MET) |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <20030221132314.A28300@linux-mips.org> |
| Organization: | Technical University of Gdansk |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
On Fri, 21 Feb 2003, Ralf Baechle wrote: > All I can say it's working fine like this since 1984 for R4000 class CPUs. You meant something like "since 1991", I suppose. Even R2000 is there since 1986 only. ;-) -- + Maciej W. Rozycki, Technical University of Gdansk, Poland + +--------------------------------------------------------------+ + e-mail: macro@ds2.pg.gda.pl, PGP key available + |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: CVS Update@-mips.org: linux, Maciej W. Rozycki |
|---|---|
| Next by Date: | Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle |
| Previous by Thread: | Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle |
| Next by Thread: | Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |