| To: | kwalker@linux-mips.org |
|---|---|
| Subject: | Re: CVS Update@-mips.org: linux |
| From: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> |
| Date: | Fri, 21 Feb 2003 13:32:30 +0100 (MET) |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <20030220194640Z8225262-1272+600@linux-mips.org> |
| Organization: | Technical University of Gdansk |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Reply-to: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Thu, 20 Feb 2003 kwalker@linux-mips.org wrote: > Modified files: > include/asm-mips64: Tag: linux_2_4 a.out.h elf.h processor.h > arch/mips64/kernel: Tag: linux_2_4 process.c signal.c > > Log message: > Represent ABI (o32,n32,n64) in thread mflags using 2 bits: > MF_32BIT_REGS, MF_32BIT_ADDR. Why do you assume no ABI set for ELF32 means n32? Historically it means o32 and arch/mips64/kernel/binfmt_elfo32.c treats it as such. Also a brief study of binutils reveals the interpretation is the same for IRIX which does not handle the EF_MIPS_ABI mask. -- + Maciej W. Rozycki, Technical University of Gdansk, Poland + +--------------------------------------------------------------+ + e-mail: macro@ds2.pg.gda.pl, PGP key available + |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle |
|---|---|
| Next by Date: | Re: [patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki |
| Previous by Thread: | Re: CVS Update@-mips.org: linux, Pete Popov |
| Next by Thread: | Re: CVS Update@-mips.org: linux, Kip Walker |
| Indexes: | [Date] [Thread] [Top] [All Lists] |