Re: [patch] Cobalt IRQ handler CP0 interlock?

linux-mips

Re: [patch] Cobalt IRQ handler CP0 interlock?

To:	"Maciej W. Rozycki" <macro@ds2.pg.gda.pl>
Subject:	Re: [patch] Cobalt IRQ handler CP0 interlock?
From:	Ralf Baechle <ralf@linux-mips.org>
Date:	Thu, 20 Feb 2003 19:53:14 +0100
Cc:	linux-mips@linux-mips.org
In-reply-to:	<Pine.GSO.3.96.1030220182355.25777G-100000@delta.ds2.pg.gda.pl>; from macro@ds2.pg.gda.pl on Thu, Feb 20, 2003 at 06:31:02PM +0100
Original-recipient:	rfc822;linux-mips@linux-mips.org
References:	<Pine.GSO.3.96.1030220182355.25777G-100000@delta.ds2.pg.gda.pl>
Sender:	linux-mips-bounce@linux-mips.org
User-agent:	Mutt/1.2.5.1i

On Thu, Feb 20, 2003 at 06:31:02PM +0100, Maciej W. Rozycki wrote:

>  Does Cobalt have a processor that implements its pipeline differently or
> interlocks on CP0 loads?  If not, I'll apply the following fix. 

Mfc0 doesn't need a nops on any R4000 class CPU I know of.

  Ralf

[More with this subject...]

<Prev in Thread]	Current Thread	[Next in Thread>
[patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle <= Re: [patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle Re: [patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki Re: [patch] Cobalt IRQ handler CP0 interlock?, Ralf Baechle

Previous by Date:	Re: [patch] Coalesce duplicated SiByte settings, Ralf Baechle
Next by Date:	Re: Ramdisk image on flash., Tibor Polgar
Previous by Thread:	[patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki
Next by Thread:	Re: [patch] Cobalt IRQ handler CP0 interlock?, Maciej W. Rozycki
Indexes:	[Date] [Thread] [Top] [All Lists]