linux-mips
[Top] [All Lists]

Re: [RFC & PATCH] fixing tlb flush race problem on smp

To: Atsushi Nemoto <anemo@mba.sphere.ne.jp>
Subject: Re: [RFC & PATCH] fixing tlb flush race problem on smp
From: "Maciej W. Rozycki" <macro@ds2.pg.gda.pl>
Date: Fri, 14 Feb 2003 12:06:21 +0100 (MET)
Cc: jsun@mvista.com, ralf@linux-mips.org, quintela@mandrakesoft.com, linux-mips@linux-mips.org, nemoto@toshiba-tops.co.jp
In-reply-to: <20030214.134825.112283876.nemoto@toshiba-tops.co.jp>
Organization: Technical University of Gdansk
Original-recipient: rfc822;linux-mips@linux-mips.org
Sender: linux-mips-bounce@linux-mips.org
On Fri, 14 Feb 2003, Atsushi Nemoto wrote:

> The attached patch seems to break r3k codes.  Here is a patch to fix
> it (only for 2.4/mips).
> 
> diff -ur linux-mips-cvs/include/asm-mips/mmu_context.h 
> linux.new/include/asm-mips/mmu_context.h
> --- linux-mips-cvs/include/asm-mips/mmu_context.h     Fri Feb 14 09:41:31 2003
> +++ linux.new/include/asm-mips/mmu_context.h  Fri Feb 14 13:40:24 2003
> @@ -151,7 +151,7 @@
>  
>       if (test_bit(cpu, &mm->cpu_vm_mask))  {
>               get_new_mmu_context(mm, cpu);
> -             write_c0_entryhi(cpu_context(cpu, mm) & 0xff);
> +             write_c0_entryhi(cpu_context(cpu, mm) & ASID_MASK);
>       } else {
>               /* will get a new context next time */
>               cpu_context(cpu, mm) = 0;

 I've checked in a slightly different fix.  Thanks for spotting the
problem.

-- 
+  Maciej W. Rozycki, Technical University of Gdansk, Poland   +
+--------------------------------------------------------------+
+        e-mail: macro@ds2.pg.gda.pl, PGP key available        +


<Prev in Thread] Current Thread [Next in Thread>