| To: | Ralf Baechle <ralf@linux-mips.org> |
|---|---|
| Subject: | Re: [PATCH] add dispatch_i8259_irq() to i8259.c |
| From: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> |
| Date: | Tue, 17 Dec 2002 19:33:12 +0100 (MET) |
| Cc: | Dominic Sweetman <dom@algor.co.uk>, Jun Sun <jsun@mvista.com>, linux-mips@linux-mips.org |
| In-reply-to: | <20021217192344.A18364@linux-mips.org> |
| Organization: | Technical University of Gdansk |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
On Tue, 17 Dec 2002, Ralf Baechle wrote: > > Alternatively, many MIPS systems have a hardware feature which enables > > them to generate imitation-x86 interrupt acknowledge cycles, so you > > can keep the 8259s in complete ignorance that they're not being > > controlled by an x86. > > Unless the hardware is an RM200 where under special circumstances the > hardware acknowledge feature may result in loss of some or all i8259 > interrupts until full-reinitialization of the i8259 ... Can the hardware acknowledge be disabled? If so, my proposed code should work just fine. -- + Maciej W. Rozycki, Technical University of Gdansk, Poland + +--------------------------------------------------------------+ + e-mail: macro@ds2.pg.gda.pl, PGP key available + |
| Previous by Date: | Re: [PATCH] add dispatch_i8259_irq() to i8259.c, Maciej W. Rozycki |
|---|---|
| Next by Date: | Unaligned Instruction Trap, David D. McCoach |
| Previous by Thread: | Re: [PATCH] add dispatch_i8259_irq() to i8259.c, Ralf Baechle |
| Next by Thread: | Re: [PATCH] add dispatch_i8259_irq() to i8259.c, Maciej W. Rozycki |
| Indexes: | [Date] [Thread] [Top] [All Lists] |