| To: | linux-mips@linux-mips.org |
|---|---|
| Subject: | Cycles for certain instructions |
| From: | Gareth <g.c.bransby-99@student.lboro.ac.uk> |
| Date: | Fri, 20 Sep 2002 09:56:23 +0100 |
| Original-recipient: | rfc822;linux-mips@linux-mips.org |
| Sender: | linux-mips-bounce@linux-mips.org |
Hi, I am doing an investigation with a mips malta board that has a 4kc processor on it. I am trying to find out how many cycles certain instructions take to execute. The program I am running loops a small piece of code many times. After a few loops of the code the caches will have all the instructions in them and so accesses to memory will be few and far between. So how many cycles do instructions such as load word and store word take? Obviosly if the data is not in the cache the time take will depend on the speed of the external memory. If the data is in the cache is the time taken fairly predictable for a given core? Thanks Gareth |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Problem running Mips2 user space code, Ralf Baechle |
|---|---|
| Next by Date: | Re: FW: cannot debug multi-threaded programs with gdb/gdbserver, Stuart Hughes |
| Previous by Thread: | Problem running Mips2 user space code, Jon Burgess |
| Next by Thread: | Re: Cycles for certain instructions, Kevin D. Kissell |
| Indexes: | [Date] [Thread] [Top] [All Lists] |