linux-mips
[Top] [All Lists]

Improving /dev/random by using CP0_COUNT

To: linux-mips@oss.sgi.com
Subject: Improving /dev/random by using CP0_COUNT
From: "Jon Burgess" <Jon_Burgess@eur.3com.com>
Date: Sat, 17 Aug 2002 19:47:02 +0100
Sender: owner-linux-mips@oss.sgi.com

The kernel code to support /dev/random on Mips on currently uses 'jiffies' as an
input to random number process. The code has a special case to use the high
precision TSC on x86 when it is availble. (see linux/drivers/char/random.c :
add_timer_randomness() ) It looks like it would only take a few lines of code to
use the CP0_COUNT register on Mips to perform a similar function.

We have a headless embedded system which has none of  tradional sources of
random entropy such as keyboard, mouse or disk activity. Currently our only
option is to use the network interrupt, but I know this is considered a poor
source since an attacker could generating a known sequence of packets. If we
could increase the resolution of the timing then it would make it harder to
exploit.

Has anyone tried this?

     Jon Burgess



<Prev in Thread] Current Thread [Next in Thread>
  • Improving /dev/random by using CP0_COUNT, Jon Burgess <=