|To:||Alan Cox <email@example.com>|
|Subject:||Re: [2.4 PATCH] pcnet32.c - tx underflow error|
|From:||Jun Sun <firstname.lastname@example.org>|
|Date:||Wed, 10 Jul 2002 17:08:35 -0700|
|Cc:||email@example.com, Ralf Baechle <firstname.lastname@example.org>, email@example.com|
|User-agent:||Mozilla/5.0 (X11; U; Linux i686; en-US; rv:0.9.2.1) Gecko/20010901|
Alan Cox wrote:
This patch fixes a tx underflow error for 79c973 chip. It essentially delay the transmission until the whole packet is received into the on-chip sdram.The patch is already accepted by Marcelo for the 2.4 tree, I think.Which slows the stuff down for people with real computers.
BTW, I have seen this problem on four boards (including Malta, two NEC boards and a Hitachi board). Not surprisingly the problem mostly happens when you connect to 100Mb/s network.
I even suspect this is the default setting on PCI cards on PC. Can someone verify? If that is the case, that will explain why driver never sets this bit. Maybe we don't have any "real computers" after all. :-)
|<Prev in Thread]||Current Thread||[Next in Thread>|
|Previous by Date:||Re: mips32_flush_cache routine corrupts CP0_STATUS with gcc-2.96, Ralf Baechle|
|Next by Date:||Re: Malta crashes on the latest 2.4 kernel, Jun Sun|
|Previous by Thread:||Re: [2.4 PATCH] pcnet32.c - tx underflow error, Jason Gunthorpe|
|Next by Thread:||Re: [2.4 PATCH] pcnet32.c - tx underflow error, Alan Cox|
|Indexes:||[Date] [Thread] [Top] [All Lists]|