| To: | Justin Carlson <justin@cs.cmu.edu> |
|---|---|
| Subject: | Re: reenabling interrupts on return from function |
| From: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> |
| Date: | Wed, 19 Jun 2002 17:16:37 +0200 (MET DST) |
| Cc: | linux-mips@oss.sgi.com |
| In-reply-to: | <1024179748.1549.12.camel@localhost.localdomain> |
| Organization: | Technical University of Gdansk |
| Sender: | owner-linux-mips@oss.sgi.com |
On 15 Jun 2002, Justin Carlson wrote: > However, I still don't see the point of the above code. Why do we > explicitly clear bits 4-0 of the status register just before reloading > it from the system stack? Not to receive an interrupt in the middle of register restoration. -- + Maciej W. Rozycki, Technical University of Gdansk, Poland + +--------------------------------------------------------------+ + e-mail: macro@ds2.pg.gda.pl, PGP key available + |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | MIPS - Serial port, Balakrishnan Ananthanarayanan |
|---|---|
| Next by Date: | Re: Code error - why?, Maciej W. Rozycki |
| Previous by Thread: | Re: reenabling interrupts on return from function, Justin Carlson |
| Next by Thread: | Bug in Linux? fcr31 not being saved-restored, Louis Hamilton |
| Indexes: | [Date] [Thread] [Top] [All Lists] |