linux-mips
[Top] [All Lists]

Mips IRQ support

To: linux-mips@oss.sgi.com
Subject: Mips IRQ support
From: "TWEDE,ROGER (HP-Boise,ex1)" <roger_twede@hp.com>
Date: Tue, 22 Jan 2002 20:15:41 -0500
Sender: owner-linux-mips@oss.sgi.com
Are there any plans to provide full MIPS irq support in the general mips irq
code?

The only machine that appears to attempt to fully support the MIPS interrupt
set currently is the gt64120/momenco_ocelot machine.

It uses the define CP0_S1_INTCONTROL ($20) to get at the upper interrupt
lines ( > 8 ).

Anyone else find that support for this MIPS hardware would be best placed in
the standard irq code rather than each machine variant having to
re-implement it itself (as the irq code was in the past).

Thanks,

Roger Twede



<Prev in Thread] Current Thread [Next in Thread>