| To: | Jun Sun <jsun@mvista.com> |
|---|---|
| Subject: | Re: [PATCH] disable interrupt for non-LLSC atomic set |
| From: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> |
| Date: | Fri, 11 Jan 2002 11:54:24 +0100 (MET) |
| Cc: | ralf@oss.sgi.com, linux-mips@oss.sgi.com |
| In-reply-to: | <3C3E458A.B2AEC3CA@mvista.com> |
| Organization: | Technical University of Gdansk |
| Sender: | owner-linux-mips@oss.sgi.com |
On Thu, 10 Jan 2002, Jun Sun wrote: > The current MIPS_ATOMIC set code for no-LLSC case does a load and store with > interrupt open. This is potentially dangerous as an interrupt could happen > in-between and cause the value changed inside the interrupt handler. No need to -- no sane interrupt handler will ever access a user's atomic variable. -- + Maciej W. Rozycki, Technical University of Gdansk, Poland + +--------------------------------------------------------------+ + e-mail: macro@ds2.pg.gda.pl, PGP key available + |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | sdram remapped to non-zero address, Manoj Ekbote |
|---|---|
| Next by Date: | Re: [PATCH] disable interrupt for non-LLSC atomic set, Jun Sun |
| Previous by Thread: | [PATCH] disable interrupt for non-LLSC atomic set, Jun Sun |
| Next by Thread: | Re: [PATCH] disable interrupt for non-LLSC atomic set, Jun Sun |
| Indexes: | [Date] [Thread] [Top] [All Lists] |