linux-mips
[Top] [All Lists]
<prev [Date] next>
[Advanced]
 <prev [Thread] next>

fixes for R5000 SC

from [Vivien Chappelier] [Permanent Link][Original]
To: Ralf Baechle <ralf@oss.sgi.com>
Subject: fixes for R5000 SC
From: Vivien Chappelier <vivien.chappelier@enst-bretagne.fr>
Date: Thu, 3 Jan 2002 22:27:21 +0100 (CET)
Cc: linux-mips@oss.sgi.com
Sender: owner-linux-mips@oss.sgi.com 
Hi,

        It seems secondary cache handling for R5000 (at least on the
O2) is quite different from the R4xxx. Unfortunately, it's detected by
this code and the cache operates in a wrong way. This patch disables
detection of a secondary cache for the R5000.

Vivien Chappelier.

Attachment: linux-O2-l1cache.diff
Description: Text document

[More with this subject...]
<Prev in Thread] Current Thread [Next in Thread>
  • fixes for R5000 SC, Vivien Chappelier <=
Previous by Date:  cache coherency on I/O, Vivien Chappelier
Next by Date:  aic7xxx (O2 scsi) DMA coherency, Vivien Chappelier
Previous by Thread:  cache coherency on I/O, Vivien Chappelier
Next by Thread:  aic7xxx (O2 scsi) DMA coherency, Vivien Chappelier
Indexes:  [Date] [Thread] [Top] [All Lists]