| To: | macro@ds2.pg.gda.pl (Maciej W. Rozycki) |
|---|---|
| Subject: | Re: calibrating MIPS counter frequency |
| From: | Alan Cox <alan@lxorguk.ukuu.org.uk> |
| Date: | Thu, 29 Nov 2001 15:34:15 +0000 (GMT) |
| Cc: | ralf@oss.sgi.com (Ralf Baechle), jsun@mvista.com (Jun Sun), linux-mips@oss.sgi.com |
| In-reply-to: | <Pine.GSO.3.96.1011129161541.14485G-100000@delta.ds2.pg.gda.pl> from "Maciej W. Rozycki" at Nov 29, 2001 04:21:46 PM |
| Sender: | owner-linux-mips@oss.sgi.com |
> On the contrary, the DECstation's undocumented I/O ASIC FCR (free running > counter) driven by the TURBOchannel bus clock is said to be much more > accurate than the DS1287 used there. And it's David L. Mills who says so, > thus we may safely assume it's true. :-) The old DEC hardware guaranteed good time quality. But thats rather unusual beyond DEC. |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: calibrating MIPS counter frequency, Maciej W. Rozycki |
|---|---|
| Next by Date: | Memory usage profiling, Siders, Keith |
| Previous by Thread: | Re: calibrating MIPS counter frequency, Maciej W. Rozycki |
| Next by Thread: | Re: calibrating MIPS counter frequency, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |