| To: | Ralf Baechle <ralf@oss.sgi.com> |
|---|---|
| Subject: | Re: R10000 SGI O2 |
| From: | "Soren S. Jorvang" <soren@wheel.dk> |
| Date: | Thu, 22 Feb 2001 04:23:58 +0100 |
| Cc: | linux-mips@oss.sgi.com |
| In-reply-to: | <20010216175902.C2233@bacchus.dhis.org>; from Ralf Baechle on Fri, Feb 16, 2001 at 05:59:02PM -0800 |
| References: | <3A895FF4.B627089E@geo.umnw.ethz.ch> <20010213190716.A29070@chem.unr.edu> <20010216175902.C2233@bacchus.dhis.org> |
| Sender: | owner-linux-mips@oss.sgi.com |
On Fri, Feb 16, 2001 at 05:59:02PM -0800, Ralf Baechle wrote: > > for r5k-based IP32 (O2) systems. r10k O2 suffers from the same > > cache-noncoherency problem as r10k I2 does, and to the best of my > > knowledge nobody has ever really tried to even boot one. > > > > Not to discourage you at all...there's just a lot of work to do. > > It's really hard work to do. R12000 O2s however should be much easier to > do; the processor feature which causes so much grief in the O2 can be > disabled there. Unfortunately, noone I have talked to seems to know how specifically to turn off speculative writes.. Does anyone on this list happen to know? -- Soren |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | RM7000 cache question, Pete Popov |
|---|---|
| Next by Date: | Re: Does linux support for microprocessor without MMU?, Joe deBlaquiere |
| Previous by Thread: | Re: R10000 SGI O2, Ralf Baechle |
| Next by Thread: | Re: R10000 SGI O2, Ralf Baechle |
| Indexes: | [Date] [Thread] [Top] [All Lists] |