On Wed, Jan 24, 2001 at 12:10:32PM -0800, Jun Sun wrote:
> It is really surprising to know this. It sounds like a CPU bug to me. Can
> some MIPS "gods" clarify if such a behaviour is a bug or allowed?
> BTW, the CPU in EV96100 is QED RM7000, I believe.
If you want to be strictly correct you have to execute the code that
disables caching of KSEG0 in uncached space like KSEG1, then flush the
caches before you can resume execution in KSEG0. Otherwise you might
end up with dirty d-caches which when flushed will overwrite more
uptodate data in memory. The window is very small but yet exists if
things are just right.