| To: | linux-mips@oss.sgi.com |
|---|---|
| Subject: | CONFIG_MIPS_UNCACHED |
| From: | Quinn Jensen <jensenq@Lineo.COM> |
| Date: | Tue, 23 Jan 2001 16:26:35 -0700 |
| Organization: | Lineo, Inc. |
| Sender: | owner-linux-mips@oss.sgi.com |
| User-agent: | Mozilla/5.0 (X11; U; Linux 2.2.16-9mdk i686; en-US; m18) Gecko/20001107 Netscape6/6.0 |
Ralf, On some machines with weird firmware (e.g. IDT 334 board) the processor comes up with the cache already enabled for kseg0. In this case, the set_cp0_config() call in mips32.c to turn off the cache (gated by CONFIG_MIPS_UNCACHED) should probably come after the first call to flush_cache_all(), which is safer but still not totally safe, I suppose. Or am I totally hosed trying to turn the kseg0 cache off after it was once on? Quinn Jensen |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Trying to boot an Indy, Wills |
|---|---|
| Next by Date: | Re: CONFIG_MIPS_UNCACHED, Pete Popov |
| Previous by Thread: | mips vs pcmcia - which wins?, Jim Freeman |
| Next by Thread: | Re: CONFIG_MIPS_UNCACHED, Pete Popov |
| Indexes: | [Date] [Thread] [Top] [All Lists] |