| To: | Jun Sun <jsun@mvista.com> |
|---|---|
| Subject: | Re: missing data cache flush in trap_init? |
| From: | Ralf Baechle <ralf@oss.sgi.com> |
| Date: | Thu, 4 Jan 2001 15:25:53 -0200 |
| Cc: | linux-mips@oss.sgi.com |
| In-reply-to: | <3A53ED5F.EC5E936F@mvista.com>; from jsun@mvista.com on Wed, Jan 03, 2001 at 07:26:23PM -0800 |
| References: | <3A5277C6.89170BAD@mvista.com> <20010103150535.B904@bacchus.dhis.org> <3A53ED5F.EC5E936F@mvista.com> |
| Sender: | owner-linux-mips@oss.sgi.com |
On Wed, Jan 03, 2001 at 07:26:23PM -0800, Jun Sun wrote: > Aside of that, the name of flush_icache_range() seems to be misleading. Also > in general how does it know which part of dcache to flush() without a given > process mm struct? The function is only intended to flush kernel addresses for which no mm exists. Yes, it's being abused in creative ways but that's the purpose it was designed for ... > If it does not know, the only choice is to flush the whole > dcache, which seems to make this function very close to flush_all(). > > Is this function introduced by other CPU platforms? How would it make a > difference there? I am just curious ... Others such as for example m68k need it as well. Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: your mail, Maciej W. Rozycki |
|---|---|
| Next by Date: | Re: your mail, Joe deBlaquiere |
| Previous by Thread: | Re: missing data cache flush in trap_init?, Jun Sun |
| Next by Thread: | [no subject], John Van Horne |
| Indexes: | [Date] [Thread] [Top] [All Lists] |