| To: | Joe deBlaquiere <jadb@redhat.com> |
|---|---|
| Subject: | Re: sysmips call and glibc atomic set |
| From: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> |
| Date: | Thu, 28 Dec 2000 13:25:56 +0100 (MET) |
| Cc: | Ralf Baechle <ralf@uni-koblenz.de>, the list <linux-kernel@vger.kernel.org>, linux-mips@oss.sgi.com, linux-mips@fnet.fr |
| In-reply-to: | <3A48CC1D.9000204@redhat.com> |
| Organization: | Technical University of Gdansk |
| Sender: | owner-linux-mips@oss.sgi.com |
On Tue, 26 Dec 2000, Joe deBlaquiere wrote: > > Read the ISA manual; sc will fail if the LL-bit in c0_status is cleared > > which will be cleared when the interrupt returns using the eret instruction. > > I tried to find a MIPSIII manual from mips.com but all I could find was > mips32 and mips64 (which are not the same as MIPSII/MIPSIII/MIPSIV). Get "IDT MIPS Microprocessor Software Reference Manual" from http://decstation.unix-ag.org/docs/ic_docs/3715.pdf (the original is no longer available from IDT servers). -- + Maciej W. Rozycki, Technical University of Gdansk, Poland + +--------------------------------------------------------------+ + e-mail: macro@ds2.pg.gda.pl, PGP key available + |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: sysmips call and glibc atomic set, Maciej W. Rozycki |
|---|---|
| Next by Date: | SGI/ARCS related fixes, Harald Koerfgen |
| Previous by Thread: | Re: sysmips call and glibc atomic set, Pavel Machek |
| Next by Thread: | Re: sysmips call and glibc atomic set, Maciej W. Rozycki |
| Indexes: | [Date] [Thread] [Top] [All Lists] |