Ulf Carlsson wrote:
> > I don't know anything about the HAL2, but looking in hal2.h it says
> > 0=reset, so from what I can see you write 0x0018 to it and then it
> > should read 0x0000 when it is reset.
write to indirect data reg
write to indirect addr reg
spin until idirect status reg transaction status reg clears
> The spec says:
> Bit 3, Global reset R/W:
> Assertion of hardware reset i.e. RESET_N, set this to zero. Software brings
> HAL2 out of reset by setting this bit and may reset the HAL2 by clearing it.
> Please note: this bit must be set before any other internal register access
> RESET = 0;
> ACTIVE = 1;
> Bit 4, Codec reset R/W:
> Value reflected to CODEC_RESET_N pin. To reset external codecs and other
> external devices.
> RESET = 0; ACTIVE = 1;
> This is exactly what I'm trying to do by first writing 0x0000 to isr, waiting
> some us, and then writing 0x0018. Then the card should be active and isr
> IMHO contain 0x0018.
> > Maybe this part is working ok for you and the problem is further along?
> - Ulf
Alistair Lambie email@example.com
SGI Global Product Support SGI Voicemail/VNET: 234-1455
Level 5, Cigna House, M/S: INZ-3780
PO Box 24 093, Ph: +64-4-494 6325
40 Mercer St, Wellington, Fax: +64-4-494 6321
New Zealand Mobile: +64-21-635 262