| To: | Alan Cox <alan@lxorguk.ukuu.org.uk> |
|---|---|
| Subject: | Re: TLB entries > 4kb |
| From: | MOLNAR Ingo <mingo@chiara.csoma.elte.hu> |
| Date: | Thu, 12 Feb 1998 19:00:41 +0100 (CET) |
| Cc: | ralf@uni-koblenz.de, linux-kernel@vger.rutgers.edu, linux@cthulhu.engr.sgi.com |
| In-reply-to: | <m0y2uMG-0005FsC@lightning.swansea.linux.org.uk> |
| Sender: | owner-linux@cthulhu.engr.sgi.com |
On Thu, 12 Feb 1998, Alan Cox wrote: > > Has anybody ever looked into implementing that? What architectures besides > > MIPS could take advantage of such a feature? > > On the intel its a huge win to map PCI frame buffers using 4Mbyte pages, but > the kernel mmap really can't hack the idea right now. A pity cos if you > hack it in and make sure you never unmap it you get 2-3% better X performance i tried to hack this half a year ago, but had to find out that 4MB pages are only valid for kernel mappings, which means we'd have to make X a ring 0 process too ... -- mingo |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: TLB entries > 4kb, Michael Lausch |
|---|---|
| Next by Date: | Re: TLB entries > 4kb, David Woodhouse |
| Previous by Thread: | Re: TLB entries > 4kb, Alan Cox |
| Next by Thread: | Re: TLB entries > 4kb, Michael Lausch |
| Indexes: | [Date] [Thread] [Top] [All Lists] |