| To: | ralf@uni-koblenz.de |
|---|---|
| Subject: | Re: TLB entries > 4kb |
| From: | alan@lxorguk.ukuu.org.uk (Alan Cox) |
| Date: | Thu, 12 Feb 1998 08:51:00 +0000 (GMT) |
| Cc: | linux-kernel@vger.rutgers.edu, linux@cthulhu.engr.sgi.com |
| In-reply-to: | <19980212055648.54198@uni-koblenz.de> from "ralf@uni-koblenz.de" at Feb 12, 98 05:56:48 am |
| Sender: | owner-linux@cthulhu.engr.sgi.com |
> Has anybody ever looked into implementing that? What architectures besides > MIPS could take advantage of such a feature? On the intel its a huge win to map PCI frame buffers using 4Mbyte pages, but the kernel mmap really can't hack the idea right now. A pity cos if you hack it in and make sure you never unmap it you get 2-3% better X performance |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: TLB entries > 4kb, David S. Miller |
|---|---|
| Next by Date: | Re: TLB entries > 4kb, Michael Lausch |
| Previous by Thread: | Re: TLB entries > 4kb, David S. Miller |
| Next by Thread: | Re: TLB entries > 4kb, MOLNAR Ingo |
| Indexes: | [Date] [Thread] [Top] [All Lists] |