| To: | Dominic Sweetman <dom@algor.co.uk> |
|---|---|
| Subject: | Re: CVS Update@oss.sgi.com: linux |
| From: | Ralf Baechle <ralf@oss.sgi.com> |
| Date: | Tue, 21 Nov 2000 04:39:03 +0100 |
| Cc: | Harald Koerfgen <Harald.Koerfgen@home.ivm.de>, linux-cvs@oss.sgi.com, linux-mips@oss.sgi.com, linux-mips@fnet.fr |
| In-reply-to: | <200011191516.PAA00336@gladsmuir.algor.co.uk>; from dom@algor.co.uk on Sun, Nov 19, 2000 at 03:16:33PM +0000 |
| References: | <20001118132233Z553804-494+838@oss.sgi.com> <XFMail.001118180639.Harald.Koerfgen@home.ivm.de> <20001118182114.A19710@bacchus.dhis.org> <200011191516.PAA00336@gladsmuir.algor.co.uk> |
On Sun, Nov 19, 2000 at 03:16:33PM +0000, Dominic Sweetman wrote: > ll/sc between CPUs certainly won't work for uncached accesses, since > they rely on the cache coherency protocols. > > On a uniprocessor CPU the ll/sc link is typically broken on any > exception. You'd have to try very hard to design the CPU so that it > would work any differently for cached and uncached accesses. Ok, so now CONFIG_MIPS_UNCACHED is only selectable for UP kernels. Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: CVS Update@oss.sgi.com: linux, Dominic Sweetman |
|---|---|
| Next by Date: | subscribe, mipslinux |
| Previous by Thread: | Re: CVS Update@oss.sgi.com: linux, Dominic Sweetman |
| Next by Thread: | subscribe, mipslinux |
| Indexes: | [Date] [Thread] [Top] [All Lists] |